rtl/rv32e_core_wrapper.sv


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

/* SPDX-License-Identifier: CERN-OHL-P-2.0 */

/*
 * Copyright 2026 UBC ASIC contributors (Montreal project).
 * All rights reserved.
 *
 * Authors: Chathil Rajamanthree <chathil.rajaman3@gmail.com>
 *
 * Montreal RV32E Core Wrapper
 *
 * Provides a clean, generic bus interface for the core for easier UVM access.
 */

module rv32e_core_wrapper ();

endmodule : rv32e_core_wrapper