Initial commit

1 files changed, 8 insertions, 0 deletions

diff --git a/task5/scorehand.sv b/task5/scorehand.sv
new file mode 100644
index 0000000..d6bd6cc
--- /dev/null
+++ b/task5/scorehand.sv
@@ -0,0 +1,8 @@
+module scorehand(input logic [3:0] card1, input logic [3:0] card2, input logic [3:0] card3, output logic [3:0] total);
+
+// The code describing scorehand will go here.  Remember this is a combinational
+// block. The function is described in the handout. Be sure to review Verilog
+// notes on bitwidth mismatches and signed/unsigned numbers.
+
+endmodule
+