aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorWarrick Lo <wlo@warricklo.net>2026-04-14 20:32:20 -0700
committerWarrick Lo <wlo@warricklo.net>2026-04-14 20:32:20 -0700
commit2fb22ae7f454b97d885aab6463eaedfb3681a53d (patch)
tree6a0c66efc1bf19a86ac61845c095af237f86d0a1
parentAdd testbenches, memory files, and Tcl scripts (diff)
downloadrisc-processor-master.tar.xz
risc-processor-master.zip
Add READMEHEADmaster
Signed-off-by: Warrick Lo <wlo@warricklo.net>
-rw-r--r--README.md36
-rw-r--r--img/rankings.pngbin0 -> 146114 bytes
2 files changed, 36 insertions, 0 deletions
diff --git a/README.md b/README.md
new file mode 100644
index 0000000..f056ced
--- /dev/null
+++ b/README.md
@@ -0,0 +1,36 @@
+# RISC Processor Source Code for CPU Competition
+
+This repository contains the RISC processor source code used in the CPEN 211 CPU competition held at the end of the semester.
+
+## Performance Overview
+- **Main Branch**: Achieves **maximum 5 cycles per instruction** and is currently non-pipelined in SV.
+- **Competition Results**: Ranked **3rd place** in terms of:
+ - Efficiency to compute multiple instructions.
+ - Maximum clock frequency achieved.
+ - Geometric Mean Speedup (compared to the unoptimized reference version).
+- **Pipelined Branch**: An experimental version of the RISC machine with pipelining is available in the `pipelined` branch. Although not fully debugged, it is theoretically **2-3x faster** than the current implementation.
+
+### Final Ranking and Scores
+![Final Ranking and Scores](img/rankings.png)
+
+> Note: The processors highlighted pipelined and reference are there to help competitors see how fast a pipelined processor is compared to a unoptimized non-pipelined risc processor.
+
+
+---
+
+## Build Instructions
+The RISC machine is developed with:
+- **Quartus Prime 18.1**
+- **ModelSim 10.5b**
+
+It has been tested on the **Cyclone-V FPGA** using the **DE1-SoC** development board. While other Verilog tools and FPGAs may work, modifications to the top module and pin assignments may be required.
+
+### Build Process
+1. Add all `.sv` files to your project.
+2. Set `lab7bonus_top` as your top module.
+3. Create or modify `data.txt` to initialize system RAM.
+
+---
+
+## Important Note
+This work is the property of **Krish Thakur** and **Warrick Lo**. It **MUST NOT** be copied or reused in any form. Furthermore, this code will no longer function on any version of the CPEN 211 autograder.
diff --git a/img/rankings.png b/img/rankings.png
new file mode 100644
index 0000000..5c59454
--- /dev/null
+++ b/img/rankings.png
Binary files differ