blob: ef9d5c7271d0fbfe062e0fa39a53d0910083c595 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
module card7seg(SW, HEX0);
input logic [3:0] SW;
output logic [6:0] HEX0;
always_comb case (SW)
1: HEX0 <= 7'b0001000;
2: HEX0 <= 7'b0100100;
3: HEX0 <= 7'b0110000;
4: HEX0 <= 7'b0011001;
5: HEX0 <= 7'b0010010;
6: HEX0 <= 7'b0000010;
7: HEX0 <= 7'b1111000;
8: HEX0 <= 7'b0000000;
9: HEX0 <= 7'b0010000;
10: HEX0 <= 7'b1000000;
11: HEX0 <= 7'b1100001;
12: HEX0 <= 7'b0011000;
13: HEX0 <= 7'b0001001;
default: HEX0 <= 7'b1111111;
endcase
endmodule: card7seg
|
