blob: d6bd6ccbf68e24dd074f17097d682ba82676c2ef (
plain) (
blame)
1
2
3
4
5
6
7
8
|
module scorehand(input logic [3:0] card1, input logic [3:0] card2, input logic [3:0] card3, output logic [3:0] total);
// The code describing scorehand will go here. Remember this is a combinational
// block. The function is described in the handout. Be sure to review Verilog
// notes on bitwidth mismatches and signed/unsigned numbers.
endmodule
|
