aboutsummaryrefslogtreecommitdiff
path: root/task5/card7seg.sv
blob: f683c891d111afe50de03fb1a2e5fd0002f46d91 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
module card7seg(in, hex);
	input logic [3:0] in;
	output logic [6:0] hex;

	always_comb case (in)
		1: hex <= 7'b0001000;
		2: hex <= 7'b0100100;
		3: hex <= 7'b0110000;
		4: hex <= 7'b0011001;
		5: hex <= 7'b0010010;
		6: hex <= 7'b0000010;
		7: hex <= 7'b1111000;
		8: hex <= 7'b0000000;
		9: hex <= 7'b0010000;
		10: hex <= 7'b1000000;
		11: hex <= 7'b1100001;
		12: hex <= 7'b0011000;
		13: hex <= 7'b0001001;
		default: hex <= 7'b1111111;
	endcase
endmodule: card7seg