blob: abcde5edd7647690082968c2c56cf979b5e8095f (
plain) (
blame)
1
2
3
4
5
6
7
8
|
module reuleaux(input logic clk, input logic rst_n, input logic [2:0] colour,
input logic [7:0] centre_x, input logic [6:0] centre_y, input logic [7:0] diameter,
input logic start, output logic done,
output logic [7:0] vga_x, output logic [6:0] vga_y,
output logic [2:0] vga_colour, output logic vga_plot);
// draw the Reuleaux triangle
endmodule
|